Home Get Informed Whats New

Whats New

OpenSPARC T2 HW 1.3 Released

PDF Print E-mail
Tuesday, 28 July 2009 07:06

UltraSPARC T2

UltraSPARC T2 - Click to enlarge

The OpenSPARC T2 processor is based on the UltraSPARC T2 processor, the world's fastest commodity processor with eight cores and eight threads per core.

In HW release 1.3, a fully synthesizable, reduced footprint, System-level model has been developed, suitable for FPGA and Emulation Platforms. This model has single OpenSPARC T2 core, crossbar interconnect, and WISHBONE Memory Controller ( from www.opencores.org). This environment supports RTL Simulation, FPGA Synthesis and Gate-level simulation with a one-to-one correspondence (i.e a given test runs unchanged in the RTL & Gate environments.) This environment is hardware platform neutral and can be ported on any FPGA prototyping board.

The software tools portion of the download is at release 1.2.

Read more for new features in HW release 1.3 and SW release 1.2

 

Download HW 1.3 and SW Release 1.2 and OpenSPARC T2 specifications

 

OpenSPARC T1 HW 1.7 Released

PDF Print E-mail

New Features in the HW Release 1.7 of  OpenSPARC T1

  • More Xilinx FPGA support for Virtex 5 FPGAs
  • Support for a dual-core system using two OpenSPARC development boards
  • Support for Ubuntu Linux boot
  • Support for BEE3
  • Improved CCX Firmware code
  • Improved performance when running regressions of diagnostic tests

For details read more...

Download HW 1.7 and SW 1.5 and OpenSPARC T1 Specfications
 

OpenSPARC T2 SW 1.2 Released

PDF Print E-mail

UltraSPARC T2

UltraSPARC T2 - Click to enlarge

The OpenSPARC T2 processor is based on the UltraSPARC T2 processor, the world's fastest commodity processor with eight cores and eight threads per core.

The architecture and performance modeling tools or software portion of the download has been updated to release 1.2. The release contains one major update:

 

  • Added hypervisor/reset support and machine description files for the dual-core OpenSPARC T1 FPGA system. The clock frequency in single core machine description files has been increased.

The chip design and verification or hareware portion of the download is at release 1.2.

Read more for new features in HW release 1.2 and SW release 1.2

 

Download HW and SW Release 1.2 and OpenSPARC T2 specifications

 

Free Introductory Workshop - Brussels, Belgium

PDF Print E-mail
Monday, 30 March 2009 14:38

EUROPRACTICE Software Service
and
Sun Microsystems, Inc.

Invite you to the

OpenSPARC

Free Introductory Workshop

Brussels, Belgium on April 23rd and 24th

Find out more...

 

Nangate 45nm Open Cell Library supports OpenSPARC

PDF Print E-mail
Tuesday, 17 February 2009 13:44

Nangate and Sun Microsystems, Inc. are delighted to announce the interoperability of industry leading open-source 64-bit Chip Multi-threading (CMT) microprocessor design by Sun with Nangate's 45nm Open Cell Library.

Users can now synthesize and optimize state-of-the-art OpenSPARC T1 and OpenSPARC T2 design blocks, using industry standard synthesis tools, on a 45nm technology supplied by Nangate. We believe this combination will facilitate research and experimentation in modern VLSI design topics like timing and noise, reliability, and process variation among other things. We also believe the open-source nature of these two offerings will allow researchers to modify and test new ideas in a consistent and reproducible manner.

Read more...

 

OpenSPARC T2 Version 1.2 Released

PDF Print E-mail
Thursday, 29 January 2009 01:00

UltraSPARC T2

UltraSPARC T2 - Click to enlarge

The OpenSPARC T2 processor is based on the UltraSPARC T2 processor, the world's fastest commodity processor with eight cores and eight threads per core.

 

 

Read more for new features in release 1.2

 

Download Release 1.2 and OpenSPARC T2 specifications

 

The OpenBSD 4.4 Release

PDF Print E-mail
Sunday, 02 November 2008 08:07

Much more platform support. Machines using the UltraSPARC IV/T1/T2 and Fujitsu SPARC64-V/VI/VII are now supported.

Read the original article: http://openbsd.org/44.html

 

Community Innovation Awards Contest Winners!

PDF Print E-mail
Sunday, 21 September 2008 09:29

The winners of the OpenSPARC Community Innovation Awards Contest designed to fuel innovation around chip technology. The contest was part of Sun's Open Source Community Innovation Awards Program, a multi-year program running across several open source communities with a $1 Million total prize.

"Sun developed the Open Source Community Innovation Awards Program to foster innovation on a global level and recognize the most interesting initiatives within open source communities worldwide," said Shrenik Mehta, Senior Director of Frontend Technologies and OpenSPARC program for Sun Microsystems. "The winners ranged from professors and students in the academia to developers working in the industry, all of whom demonstrated extraordinary creativity and collaboration leading to some outstanding innovations that will have a very real impact on the OpenSPARC community."

The OpenSPARC Contest Award categories and winners include the following:

  • Grand Prize - Martin Johansson, Jiri Gaisler of Gaisler Research
  • Best University Level Computer Architecture and/or VLSI course - Mark McDermott, Professor at the University of Texas, Austin
  • Best New Bus Interface Creation as a contribution to the OpenSPARC community - Martin Johansson, Jiri Gaisler of Gaisler Research
  • Best Demo of an Application running on an FPGA - Martin Johansson, Jiri Gaisler of Gaisler Research
  • Best Adaptation of a Single-thread Application to a Multi-thread CMT Environment - Andrey Brito, PhD student at the Systems Engineering Group at the Dresden University of Technology in Germany.
  • Best submission that makes a substantial contribution to the OpenSPARC community and does not constitute any of the other mentioned categories - Kushal Datta, Graduate student at University of North Carolina
Listen to the podcast from the winners

 

 

Sun and Xilinx Unveil FPGA Board

PDF Print E-mail
Sunday, 07 September 2008 11:08

OpenSPARC Evaluation Kit At the International Conference for Field Programmable Logic and Applications today, Sun Microsystems, Inc. and Xilinx, Inc. unveiled a feature-rich, high-performance programmable OpenSPARC evaluation platform. The platform provides academic researchers and hardware developers with a flexible OpenSPARC-based platform to create, customize and deploy next-generation applications for a broad set of end markets including supercomputers, industrial, scientific and medical (ISM), aerospace & defense, and storage and networking.

"Our collaboration with industry leaders such as Xilinx will continue to drive the momentum and expansion of the UltraSPARC ecosystem," said Mike Knudsen, vice president, business development and marketing for Sun's Microelectronics unit. "The microprocessor industry is steadily shifting towards CMT architectures, and this new OpenSPARC FPGA evaluation platform puts us in a prime position to enable faster time-to-market for our customers."

 

HOTCHIPS20: Presentation on Rock Microprocessor

PDF Print E-mail
Tuesday, 02 September 2008 06:31

Presented at HOTCHIPS20: Rock: A third Generation 65nm, 16-Core, 32 Thread + 32 Scout-Threads CMT SPARC Processor

 

FPGA Tutorial

PDF Print E-mail
Thursday, 03 July 2008 03:00

7/3/08: Tutorial on using OpenSPARC T1 in an FPGA updated for release 1.6, OpenSPARC T1 FPGA Implementation

 

UltraSPARC specs updated

PDF Print E-mail
Tuesday, 01 July 2008 04:00

The following specs have been updated and these new revisions superceded all previous versions.

 

OpenSPARC T2 Version 1.1 Released

PDF Print E-mail
Thursday, 05 June 2008 05:28

UltraSPARC T2

UltraSPARC T2 - Click to enlarge

The OpenSPARC T2 processor is based on the UltraSPARC T2 processor, the world's fastest commodity processor with eight cores and eight threads per core.

Read more for new features in release 1.1

Download Release 1.1 and OpenSPARC T2 specifications

 

Updated Hypervisor Spec.

PDF Print E-mail
Sunday, 01 June 2008 03:00

The Hypervisor API Specification has been updated:

 

OpenSPARC T1 Version 1.6 Released

PDF Print E-mail
Saturday, 10 May 2008 09:00

New Features in the Release 1.6 of  OpenSPARC T1

  • T1 core supports single- and four-thread options on FPGAs
  • Reference designs boot OpenSolaris on single- or four-thread mode
  • Xilinx Virtex-5 technology support
  • Networking (ftp, telnet) support

These new features are designed to enable a user to build real systems using the OpenSPARC T1 core. For further details on Xilinx, please refer to the Xilinx University program.

Download Details and OpenSPARC T1 Specfications

 

China Universities Join OpenSPARC

PDF Print E-mail
Friday, 21 March 2008 02:55

Sun Microsystems, Inc. and the Ministry of Education (MOE) for the People's Republic of China announced a three-year collaboration agreement designed to meet China's demand for cultivating integrated circuit (IC) engineering talent and industry development. Read more about the announcement and watch video excerpts from Scott McNealy's keynote speech at the Education and Research Conference 2008 including OpenSPARC and partnership with the Chinese Ministry of Education. Also Dr. James Hoe's highlights from the Panel Discussion at the ERC.

Read more...

 

OpenSPARC Workshop in Brazil at University of San Paolo

PDF Print E-mail
Wednesday, 05 March 2008 10:20

University of Sao Paulo (USP), Brazil conducted an OpenSPARC workshop on March 24-26. Some notes from the first day of the workshop below.

http://www.pad.lsi.usp.br/joomla/index.php?option=com_content&task=view&id=465&Itemid=1

Read Marcelo Vitor Moretti Arbore blog

 

MICRO-40: Introduction to OpenSPARC

PDF Print E-mail
Tuesday, 05 February 2008 09:57

12/1/07: Tutorial presented at MICRO-40 on December 1-5, 2007, Introduction to OpenSPARC

 

OpenSPARC Course Material

PDF Print E-mail
Monday, 10 December 2007 10:09

Collaborate and share course material related to OpenSPARC, chip multi-threading, multi-core in many areas including hardware design, design tools, CMT Architecture, software systems design, operating systems, concurrent computing and other related areas.  We're looking for professors who have a passion for teaching and contributing to their field of study by sharing their course material with others.

Take a look at site we are developing and the course materials already available:
http://wiki.opensparc.net/bin/view.pl/CourseMaterial.

We thankful for the support and generosity of professors who choose to share their research, pedagogy, and knowledge to benefit others.

 

OpenSPARC Centers of Excellence

PDF Print E-mail
Friday, 07 December 2007 09:46

Ten major universities are now official OpenSPARC Technology Centers of Excellence:

  • University of California, Santa Cruz, USA
  • University of Texas, Austin, USA
  • University of Michigan, Ann Arbor
  • University of Illinois, Urbana-Champaign, USA
  • Carnegie Mellon University, USA
  • Stanford University, USA
  • University of Otago, Dunedin, New Zealand
  • Peking University, China
  • Tsinghua University, China
  • University of Sao Paulo, Brazil

Each Center of Excellence has a minimum two-year commitment, during which time they'll execute chip design research and course work based on Sun's chip multi-threading (CMT) design.

Visit our Centers of Excellence web page.

 
<< Start < Prev 1 2 3 4 Next > End >>

Page 1 of 4