// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T1 Processor File: sync_pulse_synchronizer.v
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
// 
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
// 
// The above named program is distributed in the hope that it will be 
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
// 
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// 
// ========== Copyright Header End ============================================
// Synchronizer without reset for use in cluster_header_sync.
// For simulation only.

[Up: bw_clk_cclk_sync dram_rx_synchronizer][Up: bw_clk_cclk_sync dram_tx_synchronizer][Up: bw_clk_cclk_sync jbus_rx_synchronizer][Up: bw_clk_cclk_sync jbus_tx_synchronizer]
module sync_pulse_synchronizerIndex (/*AUTOARG*/
   // Outputs
   sync_out, so, 
   // Inputs
   async_in, gclk, rclk, si, se
   );

   output sync_out;
   output so;
   
   input  async_in;
   input  gclk;
   input  rclk;
   input  si;
   input  se;

   wire   pre_sync_out;
   wire   so_rptr;
   wire   so_lockup;

   // Flop drive strengths to be adjusted as necessary
   
   bw_u1_soff_8x repeater (
                           .q (pre_sync_out),
                           .so (so_rptr),
                           .ck (gclk),
                           .d (async_in),	
                           .se (se),
                           .sd (si)
			   );

   bw_u1_scanl_2x lockup (
			   .so (so_lockup),
			   .sd (so_rptr),
			   .ck (gclk)
			   );

   bw_u1_soff_8x syncff (
                         .q (sync_out),
                         .so (so),
                         .ck (rclk),
                         .d (pre_sync_out),
                         .se (se),
                         .sd (so_lockup)
			 );

endmodule // sync_pulse_synchronizer


This page: Created:Mon Jul 14 12:49:43 2008
From: ../src/sync_pulse_synchronizer.v

Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help