Home Get Informed Publications Presentations ISSCC 2008: Implementation of a Third-Generation 16-Core 32-Thread CMT SPARC Processor

CMT Whitepaper

White Paper: Multithreaded Application Acceleration with Chip Multithreading (CMT)

This white paper highlights the technical benefits Sun's chip multithreading (CMT) UltraSPARC T2 processor delivers to multithreaded applications, and provides detailed examples of significant performance gains in three application workloads: telco, cryptography, and string searching.

White Paper: Multithreaded Application Acceleration with Chip Multithreading (CMT)

 

ISSCC 2008: Implementation of a Third-Generation 16-Core 32-Thread CMT SPARC Processor

PDF Print E-mail
Written by G. Konstadinidis and others   
Monday, 04 February 2008 03:00

Presented at: IEEE International Solid-State Circuits Conference (ISSCC 2008), on Febuary 3-7, 2008 at San Francisco, CA.

Abstract: A 65nm third-generation chip-multithreading SPARC® processor operates at 2.3GHz and is targeted for high-performance servers. It is optimized for both single- and multithreaded applications. Circuit innovations in memory arrays, register files, and floating point hardware boost performance and circuit robustness with minimum area overhead.

Authors: G. Konstadinidis, M. Rashid, P. Lai, Y. Otaguro, Y. Orginos, S. Parampalli, M. Steigerwald, S. Gundala, R. Paypali, L. Rarick, I. Elkin, Y. Ge, I. Parulkar

Presentation: “Implementation of a Third-Generation 16-Core 32-Thread CMT SPARC® Processor“

Paper: “Implementation of a Third-Generation 16-Core 32-Thread CMT SPARC® Processor“

Comments (0)add comment

Write comment
You must be logged in to post a comment. Please register if you do not have an account yet.

busy
Last Updated on Tuesday, 08 July 2008 05:26
 
online pokies aussie South Africa bonus