|
|
High Performance Throughput Computing |
|
|
|
|
Written by Marc Trembley
|
|
Thursday, 02 March 2006 10:00 |
|
This presentation was made at the PARC Forum: March 2, 2006, 4:00 p.m., George E. Pake Auditorium,
Palo Alto, CA , USA
This is the first Forum in a three part series exploring the
benefits and challenges of Multicore computing. Marc Tremblay will be
talking about the performance enhancements achieved using Sun's 8 core
Niagara computer chip.
Dr.
Marc Tremblay is a Sun Fellow, Vice President, and Chief Architect for
Sun's Scalable Systems Group. In his role Tremblay sets future
directions for Sun's processor and system roadmap. His mission is to
move the entire product line to the Throughput Computing paradigm,
incorporating techniques he has helped develop over the past several
years, including; Chip Multiprocessing, Chip Multithreading,
speculative multithreading, and assist threading.
Throughput Computing, achieved through a new generation of
microprocessors composed of multiple multi-threaded cores, can lead to
performance improvements that are 10 to 30x those of conventional
processors and systems. In this talk I will discuss how the value of a
robust, high-performance single thread leads to even higher throughput
rates. I will also describe some of the techniques we are implementing
in future mainstream processors that accomplish the somewhat
conflicting goal of attacking both latency and throughput.
Audio and Video of Marc's presentation is here: http://www.parc.xerox.com/cms/get_article.php?id=530
|
|
Last Updated on Friday, 20 October 2006 09:54 |
|