ISSCC 2008: A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT

Presented at: IEEE International Solid-State Circuits Conference (ISSCC 2008), on Febuary 3-7, 2008 at San Francisco, CA.

Abstract: A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC Processor. A 2.3GHz 396mm2 16-core 32-thread processor with deep out-of-order retirement and transactional memory is fabricated in 65nm CMOS. The logical and physical design of this high-end microprocessor enable high throughput, high single-thread performance, mainframe-class reliability, availability and serviceability (RAS), hardware transactional memory, and linear scalability.

Authors: M. Tremblay, S. Chaudhry

Presentation: “A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC Processor“

Paper: “A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC Processor“

Comments (1)

Subscribe to this comment's feed

Show/hide comments