|
|
|
1 |
HOTCHIPS21: Sun's Next-Generation Multi-threaded Processor - Rainbow Falls
|
Sanjay Patel, Stephen Phillips and Allan Strong |
3720 |
|
2 |
HOTCHIPS21: Sun's 3rd generation on-chip UltraSPARC security accelerator
|
Lawrence Spracklen |
2873 |
|
3 |
Multicore Expo 2009: Maximizing Multicore Memory Bandwidth Using Compression
|
Lawrence Spracklen |
1487 |
|
4 |
Slidecast: All About OpenSPARC
|
Sun Microsystems |
6873 |
|
5 |
HOTCHIPS20: Rock: A third Generation 65nm, 16-Core, 32 Thread + 32 Scout-Threads CMT SPARC Processor
|
Shailender Chaudhr |
2226 |
|
6 |
RAMP Retreat August, 2008 Update
|
Sun Microsystems |
2684 |
|
7 |
OpenSPARC T1 FPGA Tutorial (updated for release 1.6)
|
Sun Microsystems |
3868 |
|
8 |
CommunityOne 2008: Multicore Processors and Microparallelism
|
Lawrence Spracklen |
1222 |
|
9 |
CommunityOne 2008: Techniques for Utilizing CMT
|
Darryl Gove |
1298 |
|
10 |
CommunityOne 2008: Taking Multicore CMT to the Next Level, the Victoria Falls Processor
|
Denis Sheahan |
1648 |
|
11 |
ESC 2008: Parallelising serial applications
|
Darryl Gove |
1847 |
|
12 |
MultiCore Expo 2008: Multicore Processors and Microparallelism
|
Lawrence Spracklen |
2145 |
|
13 |
MultiCoreExpo 2008:Strategies for improving the performance of single threaded codes on a CMT system
|
Darryl Gove |
1865 |
|
14 |
MultiCore Expo 2008: Hardware and Software solutions for scaling highly threaded processors
|
Denis Sheahan |
1452 |
|
15 |
SNUG08: Verification Patterns in Addition to RVM
|
Carl Cavanagh, Chris Sine and Lee Warner |
5799 |
|
16 |
ISSCC 2008: A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT
|
M. Tremblay, S. Chaudhry |
3118 |
|
17 |
ISSCC 2008: Implementation of a Third-Generation 16-Core 32-Thread CMT SPARC Processor
|
G. Konstadinidis and others |
1985 |
|
18 |
RAMP Retreat January 2008 Update
|
Sun Microsytems |
1322 |
|
19 |
MICRO-40: Introduction to OpenSPARC
|
David Weaver, Juy-chun Wang and Paul Jordan |
3234 |
|
20 |
HLDVT 07: Post-Silicon Verification Methodology on Sun's UltraSPARC T2 Processor
|
Jai Kumar, Catherine Ahlschlager and Peter Isberg |
2272 |
|
21 |
MultiCore Expo Japan 2007: Implementing an OpenSPARC T1 system on an FPGA
|
Thomas Thatcher |
1788 |
|
22 |
HOTCHIPS19: VictoriaFalls: Scaling Highly-Threaded Processor Cores
|
Stephan Phillips |
3232 |
|
23 |
Workshop presentation made at Tunxi/Huangshan, China
|
David Weaver, Durgam Vahia, Jing Xiong |
1951 |
|
24 |
Ramp Retreat June 2007: OpenSPARC T1 on Xilinx
|
Durgam Vahia and Paul Hartke |
2099 |
|
25 |
WCAE 2007: Industry Perspective on Chip Multi-Threading: Bridging the Gap with Academia
|
Shrenik Mehta and Dwayne Lee |
2346 |
|
26 |
Synopsys University Reception: Energy Efficient Design - Innovate with OpenSPARC
|
Shrenik Mehta |
2079 |
|
27 |
Multicore Expo 2007 - Scaling Down from Chip Multicore to Single Core - The OpenSPARC T1 Experience
|
Durgam Vahia |
2898 |
|
28 |
Multicore Expo 2007 - Open Source Hardware - Myth Becomes Reality
|
Fadi Azhari |
2634 |
|
29 |
Multicore Expo 2007 - Multicore 'Explo' is a More Fitting Name
|
Rick Hetherington |
3458 |
|
30 |
Workshop on Recent Trends in Processor Architecture
|
Ramesh Iyer, Shrenik Mehta, David Weaver, Jhy-Chun Wang |
2748 |
| |
|
Page 1 of 3 |
Get Informed 