Home arrow Get The Source arrow OpenSPARC T2 arrow Downloads
OpenSPARC T2 Downloads PDF Print E-mail

UltraSPARC T2

UltraSPARC T2 - Click to enlarge

OpenSPARC T2 is derived from the UltraSPARC T2 processor. The UltraSPARC T2 processor is industry's first "server on a chip", packaging the most cores and threads of any general-purpose processor available, and integrating all the key functions of a server on a single chip: computing, networking, security, and input/output (I/O), plus tight integration with the Solaris operating system.

By making the source for this design available for a larger community to review and learn from, we expect that ideas around chip multi-threading and multi-core concepts can be explored more freely and openly, and that truly beneficial innovations can be achieved.

Please join the Mailing List to get up-to-date announcements on this website.

Both downloads are available from the Sun Download Center.

OpenSPARC T2 Download for Chip Design and Verification

OpenSPARC T2 chip source code is for hardware engineering community with experience in chip design and verification. OpenSPARC T2 source components are covered under multiple open source licenses. The majority of OpenSPARC T2 source code is released under the GNU General Public License. Source based on existing open source projects will continue to be available under their current licenses. Binary programs are released under a binary Software License Agreement.

This download area is for hardware design and verification engineers, it includes

  • Verilog RTL for OpenSPARC T2 design
  • Verification environment for OpenSPARC T2
  • Diagnostics tests for OpenSPARC T2
  • Scripts and Sun internal tools needed to simulate the design and to do synthesis of the design
  • Open source tools needed to simulate the design

System Requirements:

  • SPARC CPU based system with Solaris 9 or Solaris 10 Operating System
  • C/C++ Compiler, if you don't have it download Sun Studio 12 (it's free too!).

Commercial EDA tools Requirements:

  • Verilog Simulator : Synopsys VCS©
  • Synthesis : Synopsys Design Compiler©

OpenSPARC T2 Download for Architecture and Performance Modeling Tools Tools

SAM (SPARC Architectural Model) is a full system simulator that is able to boot hypervisor, OBP (Open Boot PROM) and Solaris and run applications. It loads SAS (SPARC Architecture Simulator) as the OpenSPARC T2 simulator. So any modifications made in SAS get automatically reflected in SAM. SAM is useful for software bringup work -- for instance to debug Hypervisor/OBP/Solaris on a modified CPU implementation. SAM is also useful for performance analysis, both to generate traces and to connect with a performance model to perform execution driven simulation. SAM loads device models as dynamically linked libraries, and is useful for device driver development, and device RTL verification.

Legion is a fast instruction accurate simulator which provides a rapid means of developing and testing software functionality in the absence of actual hardware. Legion provides the fastest simulation environment for developing and testing SPARC Software. Firmware and Software developers will be the primary users of Legion simulation environment for the OpenSPARC T2.

OpenSPARC T2 source components are covered under multiple open source licenses. The majority of OpenSPARC T2 source code is released under the GNU General Public License. Source based on existing open source projects will continue to be available under their current licenses. Binary programs are released under a binary Software License Agreement.

This download area is for software engineers and architects, it includes;

  • SAM - SPARC Architecture Model (including source code)
  • Legion - Fast instruction accurate simulator for software developers (including source code)
  • SAM/Legion enhancements to copy files to/from simulated disk
  • SAS - Instruction accurate SPARC Architecture Simulator (including source code)
  • OBP - Open Boot PROM source code
  • Hypervisor source code
  • Solaris Images for simulation
  • RST Trace Tool - RST is a trace format for SPARC instruction-level traces. The RST Tools package consists of the trace format definition, a trace reader/writer library, and a trace viewer program.

System Requirements:

  • SPARC CPU based system with Solaris 9 or Solaris 10 Operating System
  • C/C++ Compiler, if you don't have it download Sun Studio 12 (it's free too!).

Downloads

  • Step 1: Download one or both of the following files and then use bunzip2 command to create OpenSPARCT2.x.x.tar file. e.g. bunzip2 OpenSPARCT2.1.0.tar.bz2

    OpenSPARC T2 Chip Design and Verification download
    OpenSPARCT2.1.0.tar.bz2 (bzip2 compression, 244,433,941 bytes)

    OpenSPARC T2 Architecture and Performance Modeling download
    OpenSPARCT2.1.0.tar.bz2 (bzip2 compression, 372,809,460 bytes)

    Both downloads are available from the Sun Download Center.
  • Step 2:
    Use the following command to extract files from tar file : tar xvf OpenSPARCT2.x.x.tar

  • Step 3:
    For the Chip Design and Verification download, please follow the instructions in the README file in the download to run simulations or synthesis. Also refer to Design/Verification Users Guide document included in the download.
    For the Architecture and Performance Modeling download, please follow the instructions in the README file in the download to setup and run SAM.

Related Tools

Shade - is a fast SPARC instruction set simulator that is used to perform a variety of analysis functions on SPARC executables.

 
impersonal-mites
Generated in 0.245893001556 Seconds